In this paper, an electrical test method is proposed to detect and locate open defects occurring at interconnects between two dies in 3D ICs. The test method utilizes a test architecture based on IEEE 1149.1 standards to provide a test vector to a targeted interconnect. Also, a testable design method for the IC is proposed for our testing. In this paper, testability of the electrical testing is evaluated using a SPICE simulation. The simulation results show that a resistive open defect of 100 Ω can be detected at a test speed of 1 GHz. Also, the test circuit is implemented inside a prototype IC. It is experimentally examined whether open defects between the IC and a printed circuit board can be detected by the test method. They are detected at a speed of 10 MHz by the test method in the experiments. It promises that interconnect open defects in a 3D IC can be detected by the test method per an interconnect at a test speed of at least 10 MHz.
Introduction
A 3D IC is fabricated by stacking dies with Through Silicon Vias (TSVs), bonding wires and/or solder bumps. [1] The dies in the IC were fully tested before the stacking.
Thus, it can be assumed that a 3D IC is made of known good dies (KGDs).
Short and open defects can occur at interconnects between KGDs inside a 3D IC in the stacking. [1, 2] Thus, only the interconnects need be tested in the production tests. In this paper, we discuss how to detect defects occurring at interconnects between dies inside a 3D IC. 3D IC testing is classified into 2 types: pre-bond and post-bond testing. [3] Post-bonding testing is discussed in this paper.
Interconnects between an IC and a printed circuit board (PCB) have been tested by boundary scan testing. [4] Similarly, interconnects in a 3D IC can be tested by boundary scan testing. [1] Thus, IEEE 1149.1 test architecture is introduced in dies inside many 3D ICs. Short defects will generate logical errors by providing complement logic values to the defective interconnects.
Thus, short defects between interconnects in a 3D IC are easy to detect using boundary scan testing. Since there are In this paper, we introduce our new test method and testable design method. Also, we denote the results of our feasibility analysis on our testing.
Our Electrical Test Method
Generally, IEEE 1149.1 test architecture is introduced in each of the dies inside a 3D IC so that interconnects between KGDs can be tested easily. This is utilized in our tests.
A logic signal from a TSV is propagated to more than one TSV in memory ICs. However, a logic signal from a TSV is provided to another TSV in many ICs other than memory ICs. Thus, a 3D IC in which each TSV is connected only to one other TSV is targeted in this paper.
An example of our targeted 3D IC is shown in Fig. 1 
(a).
The IC is made of 2 dies, Die#1 and Die#2, that are connected with TSVs. 3D ICs are targeted in our tests in which the dies are connected with bonding wires and/or solder bumps besides the one shown in Fig. 1 
We assume that dies in a targeted 3D IC are KGDs. Only open defects in interconnects between dies are targeted in our tests.
A test circuit to detect open defects at interconnects between Die#1 and Die#2 is shown in Fig. 1 For example, when the interconnects between Die#i and Die#i+1 in Fig. 2 are tested by our test method, the switch, Swt#1, is connected to the resistor Rc. Also, a high-level signal is provided only to the targeted interconnect and a low-level signal to those with the IEEE 1149.1 test architecture.
R C is used to reduce I Rc in our tests. If R C is not included, a large I Rc will flow and the device under test (DUT) may be destroyed in our tests.
When a defect-free IC is tested by our method, a quiescent current, I Rc , will flow with the current path shown in Interconnects between the input terminals of the IC in Fig. 1 and input ports of Die#1 will be tested in the same manner as in Fig. 2 by providing our test vectors to Die#1 from a tester. Also, the interconnects between the output terminals of the IC in Fig. 1 and the output ports of Die#2 will be tested by outputting our test vectors from Die#2.
A low-resistance R C can shorten the time for I Rc to become constant. This leads to a high-speed test. However, a small R C allows a large I Rc to flow into the IC. Die#i and Die#i+1 may be broken by the large I Rc . Thus, R C is specified from the maximum value in the permissible range of I Rc .
Evaluation of Our Electrical Testing

Evaluation by SPICE simulation
In order to evaluate the feasibility of our electrical tests, we designed a die layout with the 0.18 μm CMOS process of Rohm Co. Ltd., and prototyped an IC that was designed using our testable design method.
We extracted the layout of a circuit block consisting of the followings from the IC: a core circuit, ESD input pro- tection circuits, and an output protection circuit. We designed the layout of the circuit shown in Fig. 3 from the extracted layout. The layout of Die#1 is the same as Die#2.
We converted the layout shown in Fig. 3 into a SPICE net list with an extraction tool, "Caliber," produced by Mentor
Graphics.
ESD input protection circuits should be designed for I Rc to flow in our electrical testing. Our designed ESD input protection circuits are shown in Fig. 4 . As shown in Fig. 4 , diodes in the protection circuit shown in Fig. 2 We coded a SPICE net list of the circuit in Test vectors in our evaluations are shown in Fig. 6 . In order to examine the test speed of our test method, the test vectors are provided to the circuit per the following time of Ts: 1 μsec, 10 nsec and 1 nsec.
Our simulation results are shown in Fig. 7, Fig. 8 , and smaller V Rc appears than the defect-free circuit when S 1 = H. Also, Fig. 9 shows that the defects are detected at a test speed of 1 GHz.
In our ESD input protection circuit, diodes D ia and D ib
are added to a typical input protection circuit for open defects at the interconnects between the dies to be tested.
The diodes will generate some additional propagation delay. Thus, we examined the delay time. The propagation delay time in our ESD protection circuit is 40 psec as shown in Fig. 10 . On the other hand, the time in a general ESD protection circuit is 36 psec, as shown in Fig. 11 .
Thus, the additional propagation time is 4 psec. We think that speed degradation caused by introducing our testable design is very small.
Evaluation with a Prototype IC
In a 3D IC, it may be impossible to test the interconnects between dies at the same test speed as in the SPICE simulation results shown in Fig. 9 , since the test speed depends on the measurement environment used in the test. The testability of our method should be evaluated by experiments in which real ICs are used.
We examined the testability of our electrical tests in a circuit implemented on a PCB with our prototype QFPtype IC. Only the dynamic change of V RC in the PCB circuit is slower than in a 3D IC. However, the quiescent V RC is used as a test in our method. Also, open defects are easily inserted into a targeted circuit. Thus, we used a PCB circuit to evaluate the testability of our method. Our experimental circuit is shown in Fig. 12 . IC#3 is our prototype IC which was designed by our testable design Since the appearance time of the quiescent V Rc is reduced when each test vector is provided per 50 nsec as shown in Fig. 15 , it seems that the open defects are not detected by our test method.
Estimation of test speed
Our test method is based on the quiescent V Rc . Thus, the speed of our test method depends on the appearance time However, parasitic capacitance and resistance between dies are smaller than those between our prototype IC and a PCB. Thus, interconnects can be tested at a higher speed in 3D IC tests than in our PCB circuit tests. We think that the open defects in a 3D IC are detected by our test method at a test speed of at least 10 MHz.
Conclusion
We propose an electrical test method and a testable design method for detecting and locating open defects at interconnects between dies inside a 3D IC. Also, we examined the feasibility of the testing using a SPICE simulation. 
